

An Efficient Method for the Design of a Look-Up-Table (LUT) using Reversible Fault Tolerant Gates

M.D.L.Bhavani^{#1}, S.Aruna^{#2}, K.Srinivasa Naik^{#3}

^{#1} Student, M-Tech (VLSI), Department of ECE
AU College of Engineering, Andhra University, Visakhapatnam-530003
Mobile Number: 9441599118

^{#2} Assistant Professor, Department of ECE
AU College of Engineering, Andhra University, Visakhapatnam-530003
Mobile Number: 9705007304

^{#3} Associate Professor, Department of ECE
Vignan's Institute of Information Technology, Duvvada, Visakhapatnam-530049
Mobile Number: 9966892855

ABSTRACT:

This paper presents the design of a reversible fault tolerant architecture for LUT (Look-Up-Table). A new 6×6 fault tolerant reversible gate is introduced for the design of an efficient LUT. The proposed design achieves the improvement in terms of number of gates, Quantum cost and unit delay compared to the best known existing approach. The proposed LUT can be used to implement any combinational Boolean function with minimum number of transistors which satisfies the fault tolerant property.

Keywords: LUT (Look-Up-Table), Reversible logic, Fault Tolerant, Boolean Function.

1. INTRODUCTION:

Now-a-days the reduction of power dissipation is the main requirement in the field of VLSI. From the past few years, the reversible logic has received a great attention to prevent this problem of power dissipation. According to Moore's Law the transistor size is going to decrease from year to year and increase in the number of transistors per unit area. Low energy dissipation is possible with the use of Reversible logic. An operation is said to be physically reversible if there is no energy to heat conversion and no change in entropy. In reversible logic, the state of the signals prior to the operation can be predicted by its state just after the computational device i.e. any information regarding the computational logic can ever be lost. The power consumption comparison can be made using Microwind DSCH [4].

2. THE CONCEPT OF REVERSIBLE LOGIC:

Reversibility in computing implies that no information regarding the computational states can ever be lost, so the recovery of any earlier stage can be done by computing backward. This is termed as logical reversibility. The benefits of logical reversibility can be gained only after employing physical reversibility. The process of no energy dissipation to heat is known as physical reversibility. Practically, in most of the cases the absolute and perfect physical reversibility is unachievable. In computing systems, the heat is given off when voltage levels change from negative to positive: bits from zero to one. Most of the energy needed to make that change is given off in the form of heat. Rather than changing voltages to new levels, reversible circuit elements will gradually move charge from one node to the next. This way, one can only expect to lose a minute amount of energy on each transition. Reversible computing strongly affects digital logic designs. Reversible logic elements are needed to recover the state of inputs from the outputs. It will impact instruction sets and high-level programming languages as well. Eventually, these will also have to be reversible to provide optimal efficiency.

3. MOTIVATION BEHIND REVERSIBLE LOGIC:

High-performance chip releases large amount of heat energy which impose practical limitations on the performance of system. Reversible circuits that conserve information, by un-computing bits instead of throwing them away, will soon offer the only physically possible way to keep improving performance. There is an improvement in energy efficiency using this Reversible computing which will fundamentally affect the speed of circuits such as micro-circuits and therefore the speed of most computing applications. Reversible computing is also required to improve the portability of any design which in turn let the circuit element sizes to reduce to atomic size limits and hence device results in more portable. Although the hardware design costs incurred in near future may be high but the power cost and performance being more dominant than logic hardware cost in today's computing era, the need of reversible computing cannot be ignored.

4. REVERSIBLE LOGIC GATES:

A reversible logic gate is an n-input n-output logic device with one-to-one mapping. This helps to determine the outputs from the inputs and also the inputs can be uniquely recovered from the outputs. Also in the synthesis of reversible circuits direct fan-out is not allowed as one-to-many concept is not reversible. However fan-out in reversible circuits is achieved using additional gates. A reversible circuit should be designed using minimum number of reversible logic gates. From the point of view of reversible circuit design, there are many parameters for determining the complexity and performance of circuits.

- Number of Gates (N): The number of reversible gates used in circuit.

- **Constant Inputs (CI):** This refers to the number of inputs that are to be maintained constant at either 0 or 1 in order to synthesize the given logical function.
- **Garbage Outputs (GO):** This refers to the number of unused outputs present in a reversible logic circuit. One cannot avoid the garbage outputs as these are very essential to achieve reversibility.
- **Quantum Cost (QC):** It is referred to the cost of the circuit in terms of the primitive gate cost. It is calculated from the number of primitive reversible logic gates (1×1 or 2×2) required for the realization of the circuit.
-

The below figure shows the basic reversible fault tolerant gate (Fredkin gate). It is a 3×3 reversible gate. The input vector is I (A, B, C) and the output vector is O (P, Q, R). It can be concluded from the truth table that the parity is preserved from input to output. Hence, the Fredkin gate is Fault tolerant gate.




Fig.1: Fredkin gate (FRG)




Fig.2: Transistor realization of FRG

Table.1: Truth table for FRG

Input			Output of Fredkin			Parity check
A	B	C	P	Q	R	
0	0	0	0	0	0	Even
0	0	1	0	0	1	Odd
0	1	0	0	1	0	Odd
0	1	1	0	1	1	Even
1	0	0	1	0	0	Odd
1	0	1	1	1	0	Even
1	1	0	1	0	1	Even
1	1	1	1	1	1	Odd

5. PROPOSED REVERSIBLE GATE:

MSB (Mubin-Sworna-Babu):

It is a 6×6 reversible fault tolerant gate having six inputs and six outputs [5]. The below figure represents the proposed MSB gate having input vector is $[A,B,C,D,E,F]$ and output vector is $[P,Q,R,S,T,U]$ with its quantum realization




Fig.3: Block diagram of MSB gate




Fig.4: Quantum realization of MSB gate






Fig.5: Transistor realization of the proposed MSB Gate

Table demonstrates the unique one-to-one correspondence and parity preservation between input (A,B,C,D,E,F) and output (P,Q,R,S,T,U) of the proposed MSB gate. For any input combination, corresponding output combination shows the same parity that is $A \oplus B \oplus C \oplus D \oplus E \oplus F = P \oplus Q \oplus R \oplus S \oplus T \oplus U$ as well as reversibility of the proposed gate.



0	1	0	1	1	0	0	1	1	1	0	0	Odd
0	1	0	1	1	1	0	1	1	1	0	1	Even
0	1	1	0	0	0	0	1	0	0	1	0	Even
0	1	1	0	0	1	0	1	0	0	1	1	Odd
0	1	1	0	1	0	0	1	1	0	1	0	Odd
0	1	1	0	1	1	0	1	1	0	1	1	Even
0	1	1	1	0	0	0	1	0	1	1	0	Odd
0	1	1	1	0	1	0	1	0	1	1	1	Even
0	1	1	1	1	0	0	1	1	1	1	0	Even
0	1	1	1	1	1	0	1	1	1	1	1	Odd
0	1	1	1	1	1	0	1	1	1	1	1	Odd
0	1	1	1	1	1	0	1	1	1	1	1	Odd
0	1	1	1	1	1	0	1	1	1	1	1	Even

7. SIMULATION RESULTS:

1) FRG GATE:




2) MSB GATE:




Applications for the Proposed LUT:

The look-up-tables are simply known to store the truth table of a circuit. The design of these reversible LUT is used for the implementation of any combinational logic.

(a) Full adder using 3-input:



(b) Implementing a Boolean logic using 4-input LUT:



Comparative Analysis of LUT:

The following table (Table.3) shows the comparison of the design of Look-Up-Table using the previous existing methods and also with the proposed reversible fault tolerant gate. The comparison is made between the terms: Number of gates required, Transistor count, Garbage outputs, Quantum cost and Unit delay for the entire design. It confirms that the number of transistors required for LUT design is low compared to the previous reversible logic designs.

Table.3: Comparison among the various reversible design methodologies.

LUT Size	3-Input LUT				
	Number of gates	Transistors	Garbage	Quantum cost	Unit delay
Design of a compact reversible fault tolerant field programmable gate array [3]	7	70	35	10	7
Design of a reversible logic block of field programmable gate array [4]	19	166	119	24	19
Design of a LUT-based reversible field programmable gate array [5]	15	150	119	24	15
Using FRG and MSB gate (Proposed)	3	28	29	10	3
LUT Size	4-Input LUT				
	Number of gates	Transistors	Garbage	Quantum cost	Unit delay
Design of a compact reversible fault tolerant field programmable gate array [3]	15	150	75	19	15
Design of a reversible logic block of field programmable gate array [4]	39	342	243	50	39
Design of a LUT-based reversible field programmable gate array [5]	31	310	243	50	31
Using MSB gate (Proposed)	5	60	60	19	5

8. CONCLUSION:

Hence the designs of reversible fault tolerant LUT (Look-Up-Table) using a new reversible fault tolerant gate namely MSB (Mubin-Sworna-Babu) gate is done with efficient results. The Transistor count and unit delay are considerably low for the proposed system compared to the existing methodologies. Finally using both 3-input and 4-input LUT's to design a full adder and a Boolean function respectively. The proposed reversible gate avails to design an efficient LUT. These LUT's can be applied for the design of Xilinx-based FPGA designs.

References:

- [1] Md. Shamsujjoha, H.M.H. Babu, L.Jamal, "Design of a compact reversible fault tolerant field programmable gate array: A novel approach in reversible logic synthesis", *Microelectron J.*, 2013.

- [2] A.S.M. Sayem, M.M.A. Polash, H.M.H. Babu, "Design of a reversible logic block of field programmable gate array", *Silver Jubilee conference on communication Technologies and VLSI design, VIT University, Vellore, India, 2009.*
- [3] M.M.A. Polash, S. Sultana, "Design of a LUT-based reversible field programmable gate array", *J.Comput.*, vol. 2, pp. 103-108, 2010.
- [4] The simulation software Microwind can be found at <http://microwind.net/download/Setup-packages/MicrowindLite35.exe>.
- [5] Mubin U1 Haque, Md. HasanBabu, "An improved design of a Reversible Fault Tolerant LUT-Based FPGA.

BIO-DATA OF AUTHORS:



¹M.D.L. Bhavani received her B-Tech in Electronics and communication Engineering from Sri Vasavi Engineering College, Tadepalligudem in the year of 2014 and pursuing a Post-graduation in AU college of Engineering (A) in VLSI Specialization. She is interested in research in the area of VLSI to design an efficient IC while reducing the leakage powers. Currently she is doing her thesis work of Masters Technology in Andhra University, Visakhapatnam, under the guidance of Smt. S.Aruna, Asst.Prof.



²S. Aruna received her Bachelor of Engineering in Electronics and communication engineering from Andhra University and the Masters of Engineering from JNTU Kakinada. Present she is working as Senior Assistant Professor in the department of Electronics and Communication Engineering, AU college of engineering (A). She has presented many technical papers in national and international conferences at Canada, Jodhpur and Visakhapatnam. She published many papers in reputed journals. She has attended many workshops. She is the member of IETE & IST. Her research interests include Array Antennas, EMI/EMC and Soft Computing.



³Dr. K. Srinivasa Naik received the Bachelor of engineering in Electronics and Communication Engineering from Sir C.R.R college of engineering, Eluru And Master of Engineering and PhD from Andhra University. Present he is working as Associate Professor in the department of Electronics and Communication Engineering. Vignan's Institute of Information Technology, Duvvada, Visakhapatnam. He has presented many technical papers in national and international conferences and published many journal papers in reputed journals. His research interests include Array Antennas, EMI/EMC, Communications, Field Theory and Instrumentation.