

DESIGN AND VERIFICATION OF ONLINE BIST FOR DIFFERENT WORD SIZES OF MEMORIES

ShaikKarimullah G¹, Abdul Rahim b C.Ushasree²

¹Asst. Prof., Dept. of ECEM.Tech., Annamacharya Institute Of Technology.,
Rajmapet-516126, Kadapa,.

² Student, Dept. of VLSI System Design., Annamacharya Institute Of Technology.,
Rajampet,kadapa-516126.

1. ABSTRACT

Transparent BIST schemes for RAM modules assure the preservation of memory contents during periodic testing. Symmetric Transparent Built in self test (BIST) schemes skip the signature prediction phase required in traditional transparent BIST, achieving considerable reduction in test time. Previous works on symmetric transparent BIST schemes require that a separate BIST module is utilized for each RAM under test. This approach, given the large number of memories available in current chips, increases the hardware overhead of the BIST circuitry.

In this work we propose a symmetric transparent BIST scheme that can be utilized to test RAMs of different word widths; hence, more than one RAM can be tested in a roving manner. The hardware overhead of the proposed scheme is considerably smaller compared to the utilization of previously proposed symmetric transparent schemes for typical memory configurations. BIST(built in self test),dft(design for testability),

2. INTRODUCTION

This chapter introduces the basic theory behind memory testing. There are two kinds of memory test methods: electrical (technology-dependent) and functional (technology-independent). Electrical memory testing consists of parametric testing, which includes testing DC and AC parameters, IDDQ and dynamic testing for recovery, retention and imbalance faults. DC and AC parametric tests are used to verify that the device meets its specifications with regard to its electrical characteristics, such as voltage, current, and setup and hold time requirements of chip's pins. Since embedded memories in SOCs usually do not have their I/O ports directly connected to chip's pins, parametric testing for embedded memories is not a necessity. IDDQ and dynamic testing need a detailed description of the specific process technology. Additional information on electrical testing can be found in .This thesis focuses on technology-independent functional memory testing, whose purpose is to verify the logical behavior of a memory core. Because functional memory testing allows for the development of cost-effective short test algorithms (without requiring too much internal knowledge of the memory under test), it is widely accepted

by industry as a low-cost/high-quality solution. This chapter provides a theoretical background and explains the memory functional test models.

Most of the definitions and figures in this chapter are excerpted from BIST is a Design-for-Testability (DFT) technique, because it makes the electrical testing of a chip easier, faster, more efficient, and less costly. The concept of BIST is applicable to just about any kind of circuit, so its implementation can vary as widely as the product diversity that it caters to. As an example, a common BIST approach for DRAM's includes the incorporation onto the chip of additional circuits for pattern generation, timing, mode selection, and go-/no-go diagnostic tests.

The main drivers for the widespread development of BIST techniques are the fast-rising costs of ATE testing and the growing complexity of integrated circuits. It is now common to see complex devices that have functionally diverse blocks built on different technologies inside them. Such complex devices require high-end mixed-signal testers that possess special digital and analog testing capabilities. BIST can be used to perform these special tests with additional on-chip test circuits, eliminating the need to acquire such high-end testers.

BIST is also the solution to the testing of critical circuits that have no direct connections to external pins, such as embedded memories used internally by the devices. In the near future, even the most advanced tester may no longer be adequate for the fastest chip, a situation where in self-testing may be the best solution for.

Advantages of implementing BIST include: 1) lower cost of test, since the need for external electrical testing using an ATE will be reduced, if not eliminated; 2) better fault coverage, since special test structures can be incorporated onto the chips; 3) shorter test times if the BIST can be designed to test more structures in parallel; 4) easier customer support; and 5) capability to perform tests outside the production electrical testing environment. The last advantage mentioned can actually allow the consumers themselves to test the chips prior to mounting or even after these are in the application boards.

Issues that need to be considered when implementing BIST are: 1) faults to be covered by the BIST and how these will be tested for; 2) how much chip area will be occupied by the BIST circuits; 3) external supply and excitation requirements of the BIST; 4) test time and effectiveness of the BIST; 5) flexibility and changeability of the BIST (i.e., can the BIST be reprogrammed through an on-chip ROM?); 6) how the BIST will impact the production electrical test processes that are already in place.

3. Implementation Methodology:

The drawbacks of existing system are, in transparent BIST the signature prediction phase adds the total testing time up to 30% and separate BIST modules are used for each RAM which increases the hardware overhead.

In transparent BIST the content of the memory at the end of the test is identical to before the test. Since the read elements of signature prediction phase is identical to the read elements of

the testing phase. But in my proposed work, more than one memory with varying word widths are used when the number of stages of the ALU is larger than the memory word width. The block diagram and flow diagram of the proposed methodology.

First, the number of bits in the RAM is initialized. Here, RAMs of different word widths are used. By creating the rules, the fault addresses are checked by using BIST. From that, row and column address information from BIST are predicted. These faulty addresses are copied to RAM arrays. The next block is March test. The test is marching through memory. From these, all these information are fed to solution stage by multiplexing all the address separate for rows and columns.

The next block is extract march bits. March 1 bit begins by writing backgrounds of 0s then read and write back complement values for all cells. Marching-0 follows exactly the same pattern, with the data reversed. The next block is checking error and finally each possible

Symmetric Transparent March c- algorithm:

M ₀ .	$\uparrow (w_0);$	$\uparrow (r_a); \uparrow ((r_a)^c); \downarrow (r_a); \downarrow ((r_a)^c); \downarrow (r_a);$	$\uparrow ((r_a)^c);$
M ₁ .	$\uparrow (r_0, w_1);$	$\uparrow (r_a, w_a^c);$	$\uparrow (r_a, w_a^c);$
M ₂ .	$\uparrow (r_1, w_0);$	$\uparrow (r_a^c, w_a);$	$\uparrow (r_a^c, w_a);$
M ₃ .	$\downarrow (r_0, w_1);$	$\downarrow (r_a, w_a^c);$	$\downarrow (r_a, w_a^c);$
M ₄ .	$\downarrow (r_1, w_0);$	$\downarrow (r_a^c, w_a);$	$\downarrow (r_a^c, w_a);$
M ₅ .	$\downarrow (r_0);$	$\downarrow (r_a);$	$\downarrow (r_a);$
	(a)	(b)	(c)

Figure 1: C- march algorithm (a) original version (b) transparent version (c) symmetric transparent version




Fig: transparent testing of ram module with different word with

3.1 Transparent online BIST for an array of RAM modules:

For the case of three RAM modules, having different word width with 3, 4, 5, 6 and 7 bits each, are to be tested transparently online in a roaming manner using a 7 stage ALU. The RAM to be tested is enabled through the cs1,cs2,cs3,cs4 and cs5 chip select signal. When the RAM1 is tested, the inputs of the ALU are driven by the outputs of the RAM1; when RAM2 is tested, the higher order input of the ALU is driven by the stuff2 signal; when RAM3 is tested, the two high order inputs are driven by the signals stuff1 and stuff2, when RAM4 is tested the three high order inputs are driven by signals stuff1,stuff2 and stuff3,when RAM5 is tested the four high order inputs are driven by signals stuff1,stuff2,stuff3 and stuff4.

4. Experimental Results

RAM1 testing




Fig.4.1

RAM2 testing




Fig.4.2

RAM3 testing




Fig.4.3
RAM4 testing




Fig:4.4
RAM5 testing




Fig:4.5
RTL schematic




Fig.4.6




Fig.4.7

5. Conclusions

In this paper testing of RAM modules has been presented using the symmetric transparent principle. This scheme tests a RAM utilizing an ALU module whose number of stages can be larger than the word width and that can be used to test an array of RAM modules where the largest RAM word width does not exceed the number of stages of ALU.

ACKNOWLEDGMENT

I express my sincere gratitude to my guide Mrs. Shaik Karimullah for guiding my research work throughout the process and I extend my thanks to Annamacharya Institute of Technology for providing the required lab facilities and promoting this research work.

References

- [1] Voyiatzis, C. Efstathiou, C. Sgouropoulou Technological Educational Institute of Athens, Department of Informatics Symmetric Transparent Online BIST for Arrays of Word-Organized RAMs
- [2] Anumol K. A., N. M. Siva Mangai P. Karthigaikumar "Built In Self Test architecture for testing SRAM using transient current testing" 2013 IEEE conference on Information and Communication Technologies.
- [3] I. Voyiatzis, C. Efstathiou, S. Hamdioui and C. Sgouropoulou "ALU based Address Generation for RAMs" International conference on Design and Technology of Integrated Systems 2012.
- [4] M. H. Husin, S. Y. Leong, M. F. M. Sabari and R. Nordiana, "Built In Self Test for RAM using VHDL" IEEE 2012 paper.
- [5] Yun-chao Yu, Che-weishou, Jin-Fu Li, Chih-yen Lo, Ding-Ming Kwai, Yung-Fachou and Chang Wen Wu "A built in self test scheme for 3D RAMs" International Test Conference on IEEE 2012.
- [6] I. Voyiatzis, C. Efstathiou and C. Sgouropoulou "An accumulator based compaction scheme for online BIST of RAMs" IEEE 2010 paper.

[7] I.Voyiatzis, “An ALU based BIST scheme for word organised RAMs” IEEE transactions on computers May 2008.

[8] R.Aitken. et.al. “A Modular Wrapper Enabling High Speed BIST and Repair for Small Wide Memories”, Proc. of Int. Test Conference, pp 997-1005, 2004.

[9] X.DU, N.Mukherjee, W.T Cheng, S.M.Reddy, “Full-speed field programmable memory BIST architecture”, Proc. of Int. Test Conference, pp 1173-1182, 2005.

[10] X.DU, N.Mukherjee, W.T Cheng, S.M.Reddy, “Full-speed field Programmable Memory BIST Architecture Supporting Algorithm and Multiple Nested Loops”, Proc. of Asian Test symposium, paper 45.3, 2006.

Shaik Karimullah did his B. Tech and M.Tech in Electronics & Communication Engineering (ECE) from JNT University, Anantapur, India. He is currently working as an assistant professor in the Department of ECE at the Annamacharya Institute of Technology & Sciences (an Autonomous Institute), in Rajampet, Andhra Pradesh.

B Abdul Rahim born in Guntakal, A.P, India in 1969. He received the B.E in Electronics & Communication Engineering from Gulbarga University in 1990. M.Tech(Digital Systems & Computer Electronics) from Jawaharlal Nehru Technological University in 2004. He is currently working towards Ph.D. degree from JNT University, Anantapur. He has published papers in international journals and conferences. He is a member of professional bodies like IEEE, EIE, ISTE, IACSIT, IAENG etc. His research interests include Fault Tolerant Systems, Embedded Systems and parallel processing. He achieved “Best Teacher Award” for his services by Lions Club, Rajampet.

C.Usha Sree born in Tirupati, A.P, India in 1991. He received B.Tech Degree in Electronics & Communication Engineering. From J.N.T. University, Anantapur, India. Presently she is pursuing M.Tech(VLSI S.D) from Annamacharya Institute of Technology & Sciences, Rajampet, A.P., India.